Design Verification Engineer

Job Details

  • ID#42229981
  • Address 78735 , Austin,

    Texas

    Austin USA
  • Job type

    Contract

  • Salary USD $market market
  • Hiring Company

    Infobahn Softworld Inc.

  • Showed02nd June 2022
  • Date02nd June 20222022-06-02T03:00:00-0400
  • Deadline01st August 2022
  • Category

    Et cetera

Design Verification Engineer

  • Category: Et cetera
  • Deadline: 01st August 20222022-08-01T03:00:00-0400
  • Texas

Vacancy expired!

Hello My name is Rajendra and I am a Staffing Specialist at Infobahn Softworld. I am reaching out to you on an exciting job opportunity with one of our clients. Job Title: Design Verification Engineer Location: Austin, TX, Duration: Long Term MANAGER NOTES: Looking for someone to help us debug regression failures for our cache master block on a full-time basis the skills required would be Verilog, UVM/System Verilog, Testbench architecture, and simulation Debug (dumping waveforms, leveraging log files from a failing test, re-running tests with increased verbosity, etc.). Senior Infinity Fabric Verification Engineer Job Description: The Infinity Fabric transport layer verification team is looking for a senior pre-silicon verification engineer to help verify our configurable switches and die-to-die interconnect. Infinity Fabric is part of every new AMD product being developed across Client, Server, Graphics, and Semi-Custom markets. Our growing team is in need of additional senior engineering experience to help us enhance our configurable testbench and to mentor junior engineers. The Person: The preferred candidate will have proven experience verifying complex design blocks at the IP or SoC level using SystemVerilog/UVM or related technologies. He or she should be comfortable creating and executing on testplans in collaboration with design and verification colleagues in a metric-focused environment. Key Responsibilities: Develop and enhance SystemVerilog / UVM-based testbenches to verify new features for client, server, graphics, and semi-custom interconnects. Interact with architects, RTL designers, performance engineers, and post-silicon validation engineers to develop deep expertise in the Infinity Fabric architecture. Mentor junior engineers. Preferred Experience: Architected and developed complex verification environments and infrastructure, including scripting using Perl, Ruby, Make, or similar. Exposure to RTL design, software development, formal verification, or other related domains. 10-15 years industry experience is preferred. Regards, Rajendra , IT Recruiter, Tel: , Email: Infobahn SoftWorld Inc. San Jose, CA 95131 www.infobahnsw.com

Vacancy expired!

Similar jobs

Design Verification Engineer

Infobahn Softworld Inc. - Design Verification Engineer

Design Verification & Gate Level Simulation Principal Engineer

Y & L Consulting Inc. - Design Verification & Gate Level Simulation Principal Engineer

Design Verification Simulation Principal Engineer -

Indotronix International Corp - Design Verification Simulation Principal Engineer -

Design Verification Engineer

U.S. Tech Solutions Inc. - Design Verification Engineer